## CMPT220 Midterm Examination March 12, 2002 Closed Book, 1 Letter Size sheet of notes allowed Answer all questions on this examination paper 75 MARKS

1. (4 marks) When implementing logic functions using CMOS technology, what is the purpose of the pull-up network? The pull-down network?

The pull-up network must be able to attain VDD when necessary and the pull-down network must be the apposite of the pull-up network and must get VG when necessary.

The PUN is also made up of PMOS transistors while the PDN is made up of NMUS transistors.

2. (4 marks) What is the major problem associated with rapidly performing addition or subtraction with larger numbers? What was the solution?

The poblem is the loss of precision in the lower-end bits

- 3. (4 marks) What is "high-impedance" and why is it important?

  High-impedance is a state in a wire usually represented as Z and it important because it desn't matter if the output is a 1 of a 0 and it helps solve the far-out problem.
- 4. (4 marks) What are two uses for a multiplexer?

  One use is to determine which inputs should go on in a circuit depending an 3 what the control signals are set at.


  Another use is to determine what value to return from a look-up table.


5. (10 marks) Given the following table of inputs versus outputs for a logic circuit, answer the following questions using variables of the form INx and OUTx to denote the  $x^{th}$  bit and where x = 0 represents the lowest order bit.


6.8					3			
Input	0	1	3	2	6	7	5	4
Output	0	1	2	4	4	2	1	0

- a) Draw the Karnaugh Maps for each output bit, clearly identifying the inputs and outputs.
- b) Minimize each K-Map using SOP form and clearly identify your solution. Please do not attempt to optimize your solution beyond the K-Map derivation!

INA	INI	INO	0013	OUTI	outo
O	0	0	0	J	0
0	0	1	0	0	Î
0	1	0	1	0	0
0	1	1	0	N	D
1	O	0	0	J	0
ι	0	1	O	J	( -
1	ł	0	1	O	0
	1		0	(	0







- b) out = INI INO
- DUTI = INI INA
- INT 0 = INT INO

2

6. (10 marks) Write the Entity and Architecture VHDL code for the logic function  $F(x2, x1, x0) = \Sigma m(1, 2, 4, 7)$ 

LIBRARY icce;
USE iree\_std\_lagic\_1164.all;

ENTITY todayestion IS

PORT (x2, x1, x0; IN BIT;

F : 001 BIT);

END tot prestion

ARCHITECTURE Logic Func OF testquestion IS BEGIN

F  $\zeta = \left( \times^2 \right)$  AND  $\left( \times^2$ 

END Logic Func;




7. (8 marks) Express the following K-maps as logic functions of the required form.

a) 
$$F(x4, x3, x2, x1) = \overline{x3} \overline{x2} \overline{x1} + x4 \overline{x3} \overline{x1} + Sum of Products Form$$

$$x3 \overline{x2} \overline{x1} + x4 \overline{x3} \overline{x1} + \overline{x4} \overline{x3} \overline{x2} \overline{x1}$$
Sum of Products Form

01	V:	
	15	10
0	0	0
4	0	1
EL.	1)	0
0	0	(h)
֡	0	(1) 0 (1) 1)

b)  $G(x_1, x_2, x_3, x_4) = (x_2 + x_4)(x_1 + x_2)(x_2 + x_4)$  Product of Sums Form



8. (4 marks) What is the difference between a binary encoder and a binary decoder?

A binary decoder has a inputs and produces 2" outputs which are one-hat encoded on only one of the outputs is 1. A binary encoder has 2" inputs which are one-hat encoded and produces a outputs.



9. (8 marks) Given the following VHDL code, draw the timing diagram for the resulting circuit as if you were the Max+plus II development environment.

LIBRARY ieee:

USE ieee.std logic 1164.all;

**ENTITY midterm IS** 

PORT (

w1, w0, s

: IN STD LOGIC;

f

: OUT STD\_LOGIC);

END midterm;

ARCHITECTURE behavior OF midterm IS


**BEGIN** 

WITH s SELECT


f <= (w1 AND w0) WHEN '0'

(w1 OR w0) WHEN OTHERS;


END behavior;




10. (4 marks) Express the logic function implemented by the following CMOS circuit in Sum Of Products form.



×	7	1
U	o	0
0	•	0
t	o	0
١	1	1



11. (9 marks) Analyze the following timing diagram to determine the logic function that it represents. Clearly state the logic function and design a circuit that implements the logic function



12. (6 marks) What is the distinguishing characteristic for each of combinational, sequential, and synchronous systems.

A requestial system is a system where one thing is done and the next thing starts as soon as the first thing finishes.

a combinational system is one where some parts can be done at the same time to speed up the system.

A synchronous system is where everything is done at the since time.